March 1999

DS90C032B LVDS Quad CMOS Differential Line Receive

National Semiconductor

DS90C032B LVDS Quad CMOS Differential Line Receiver

General Description

Connection Diagram

The DS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C032B accepts low voltage (350 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs. The receiver also supports OPEN and terminated (100 Ω) input Fail-safe. Receiver output will be HIGH for both Fail-safe conditions.


The DS90C032B provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when $\rm V_{CC}$ is not present.


The DS90C032B and companion line driver (DS90C031B) provide a new alternative to high power pseudo-ECL devices for high speed point-to-point interface applications.

Features

- >155.5 Mbps (77.7 MHz) switching rates
- Accepts small swing (350 mV) differential signal levels
- High Impedance LVDS inputs with power down
- Ultra low power dissipation
- 600 ps maximum differential skew (5V, 25°C)
- 6.0 ns maximum propagation delay
- Industrial operating temperature range
- Available in surface mount packaging (SOIC)
- Pin compatible with DS26C32A, MB570 (PECL) and 41LF (PECL)
- Supports OPEN and terminated input fail-safe
- Conforms to ANSI/TIA/EIA-644 LVDS standard

Functional Diagram





Receiver Truth Table

ENABLES		INPUTS	OUTPUT	
EN EN*		R _{IN+} – R _{IN-}	R _{OUT}	
L	Н	Х	Z	
All other combinations		$V_{ID} \ge 0.1V$	Н	
of ENABLE inputs		$V_{ID} \leq -0.1V$	L	
		Fail-safe OPEN	Н	
		or Terminated		

 $\mathsf{TRI}\text{-}\mathsf{STATE}^{\circledast}$ is a registered trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS100990

Absolute Maximum Ratings (Note 1)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +6V
Input Voltage (R _{IN+} , R _{IN-})	-0.3V to +5.8V
Enable Input Voltage (EN, EN*)	-0.3V to (V _{CC} + 0.3V)
Output Voltage (R _{OUT})	-0.3V to (V _{CC} + 0.3V)
Maximum Package Power Dissi	pation @ +25°C
M Package	1025 mW
Derate M Package	8.2 mW/°C above +25°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature Range Soldering (4 sec.)	+260°C
Maximum Junction Temperature	+150°C

ESD Rating (Note 7)	
(HBM, 1.5 kΩ, 100 pF)	≥ 2kV
(EIAJ, 0 Ω, 200 pF)	≥ 250V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+4.5	+5.0	+5.5	V
Receiver Input Voltage	GND		2.4	V
Operating Free Air Te	mperature	e (T _A)		
DS90C032BT	-40	+25	+85	°C


Electrical Characteristics


Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V	R _{IN+} ,			+100	mV
V _{TL}	Differential Input Low Threshold		R _{IN-}	-100			mV
I _{IN}	Input Current	V _{IN} = +2.4V V _{CC} = 5.5V or 0V]	-10	±1	+10	μA
		$V_{IN} = 0V$		-10	±1	+10	μA
V _{OH}	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{ID} = +200 \text{ mV}$	R _{OUT}	3.8	4.9		V
		$I_{OH} = -0.4$ mA, Input terminated]	3.8	4.9		V
V _{OL}	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$]		0.07	0.3	V
Ios	Output Short Circuit Current	Enabled, V _{OUT} = 0V (Note 8)	1	-15	-60	-100	mA
I _{oz}	Output TRI-STATE Current	Disabled, V _{OUT} = 0V or V _{CC}	1	-10	±1	+10	μA
V _{IH}	Input High Voltage		EN,	2.0			V
VIL	Input Low Voltage		EN*			0.8	V
I _I	Input Current		1	-10	±1	+10	μA
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA]	-1.5	-0.8		V
I _{cc}	No Load Supply Current	EN, EN* = V _{CC} or GND, Inputs Open	V _{cc}		3.5	10	mA
	Receivers Enabled	EN, EN* = 2.4 or 0.5, Inputs Open	1		3.7	11	mA
I _{ccz}	No Load Supply Current Receivers Disabled	EN = GND, EN* = V_{CC} , Inputs Open			3.5	10	mA

	+5.0V, $T_A = +25^{\circ}C$ (Notes 3, 4, 9)	Conditions	Min	Tun	Mox	Unite
Symbol	Parameter Differential Propagation Delay High to Low	Conditions C ₁ = 5 pF	Min	Тур	Max	Units
t _{PHLD}	10 , 0	$V_{ID} = 200 \text{ mV}$	1.5 1.5	3.40 3.48	5.0 5.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	(Figure 1 and Figure 2)	0	3.40 80	600	ns
t _{SKD}	Differential Skew (t _{PHLD} - t _{PLHD})		-			ps
t _{SK1}	Channel-to-Channel Skew (Note 5) Rise Time		0	0.6	1.0 2.0	ns
t _{⊤LH}	Fall Time				2.0	ns
				0.5	-	ns
t _{PHZ}	Disable Time High to Z	$R_{L} = 2 k\Omega$ $C_{L} = 10 pF$		10	15 15	ns
t _{PLZ}	Disable Time Low to Z	L '		10	-	ns
t _{PZH} t _{PZL}	Enable Time Z to High Enable Time Z to Low	(Figure 3 and Figure 4)		4	10 10	ns ns
$V_{CC} =$	tching Characteristics +5.0V \pm 10%, T _A = -40°C to +85°C (Notes 3, 4, 9)					
Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 5 pF	1.0	3.40	6.0	ns
t _{PLHD}	Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.0	3.48	6.0	ns
t _{SKD}	Differential Skew t _{PHLD} - t _{PLHD}	(Figure 1 and Figure 2)	0	0.08	1.2	ns
t _{SK1}	Channel-to-Channel Skew (Note 5)		0	0.6	1.5	ns
t _{SK2}	Chip to Chip Skew (Note 6)				5.0	ns
t _{TLH}	Rise Time			0.5	2.5	ns
t _{THL}	Fall Time			0.5	2.5	ns
t _{PHZ}	Disable Time High to Z	$R_L = 2 k\Omega$		10	20	ns
t _{PLZ}	Disable Time Low to Z	C _L = 10 pF		10	20	ns
t _{PZH}	Enable Time Z to High	(Figure 3 and Figure 4)		4	15	ns
t _{PZL}	Enable Time Z to Low "Absolute Maximum Ratings" are those values beyond which the sa			4	15	ns
fied. Note 3: Note 4: Note 5: on the ir Note 6:	Chip to Chip Skew is defined as the difference between the minimu	/Hz, $Z_0 = 50\Omega$, t _r and t _f (0%–100%) \leq 1 ns fo propagation delay of one channel and that of th	r R _{IN} and t _i	$_{\rm f}$ and $t_{\rm f} \le 6$ in the same	ns for EN	or EN*.
	ESD Rating:					
	Λ (1.5 kΩ, 100 pF) ≥ 2kV J (0Ω, 200 pF) ≥ 250V					
Note 8:	Output short circuit current (I _{OS}) is specified as magnitude only, min iximum junction temperature specification.	us sign indicates direction only. Only one output	ut should be	e shorted at	a time, do	not ex-
Note 9:	C _L includes probe and jig capacitance.					
_	ameter Measurement Informatio	n				
Para						

. .





Applications Information

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 5. This configuration provides a clean signaling environment for the guick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C032B differential line receiver is capable of detecting signals as low as 100 mV, over a ±1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift ±1V around this center point. The ±1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

Receiver Fail-Safe:

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic

levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating or terminated receiver inputs.

- Open Input Pins. The DS90C032B is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a TRI-STATE or power-off condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.

The footprint of the DS90C032B is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver. For additional LVDS application information, please refer to National's LVDS Owner's Manual available through National's website www.national.com/appinfo/lvds.

Pin Descriptions Pin Name Description No. Name Description		
2, 6, 10, 14	R _{IN+}	Non-inverting receiver input pin
1, 7, 9, 15	R _{IN-}	Inverting receiver input pin
3, 5, 11, 13	R _{OUT}	Receiver output pin
4	EN	Active high enable pin, OR-ed with EN*


.


Pin No.	Name	Description	
12	EN*	Active low enable pin, OR-ed with EN	
16	V _{cc}	Power supply pin, $+5V \pm 10\%$	
8	GND	Ground pin	


Ordering Information


Operating Temperature	Package Type/ Number	Order Number
-40°C to +85°C	SOP/M16A	DS90C032BTM

Typical Performance Characteristics









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.